Senior Verification Engineer

Education: Leading university degree.
At least 3 years’ of experience with Specman/system verilog based verification.
Preferred experience with Specman over System Verilog.
Deep understanding of verification concepts and advanced methodologies.
Background in Networking IPs , FPGA , SOC.
Hands on experience in ASIC verification