Design Verification Engineer

3+ years experience in SoC Verification
You will need to have advanced knowledge of SoC architecture/design & in-depth knowledge of verification flow
Must have a clear understanding and proven experience in advanced verification process, including dynamic, coverage based and formal methods
Familiarity with verification environments, VMM, SystemVerilog