<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>אורגד השמה בהייטק &#187; VLSI</title>
	<atom:link href="https://www.orgadi.co.il/jobcategory/%d7%97%d7%95%d7%9e%d7%a8%d7%94/vlsi/feed" rel="self" type="application/rss+xml" />
	<link>https://www.orgadi.co.il</link>
	<description></description>
	<lastBuildDate>Tue, 28 Jan 2025 09:49:12 +0000</lastBuildDate>
	<language>he-IL</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	
	<item>
		<title>VLSI Digital Design Engineer &#8211; LOGIC</title>
		<link>https://www.orgadi.co.il/job1546</link>
		<comments>https://www.orgadi.co.il/job1546#comments</comments>
		<pubDate>Tue, 28 Jan 2025 06:34:20 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>
		<category><![CDATA[LOGIC]]></category>
		<category><![CDATA[system]]></category>
		<category><![CDATA[VERILOG]]></category>

		<guid isPermaLink="false">https://www.orgadi.co.il/?p=1546</guid>
		<description><![CDATA[&#8221; B.Sc. in Electrical Engineering &#8221; At least 4 years of hands on experience in VLSI design Advantages: &#8221; Familiarity with scripting languages &#8221; Experience in HW design of complex algorithms &#8221; Experience in power management/techniques for low power design]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1546/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>SENIOR LOGIC DESIGN ENGINEER</title>
		<link>https://www.orgadi.co.il/job1504</link>
		<comments>https://www.orgadi.co.il/job1504#comments</comments>
		<pubDate>Mon, 01 May 2023 09:00:27 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>

		<guid isPermaLink="false">https://www.orgadi.co.il/?p=1504</guid>
		<description><![CDATA[B.Sc. in Electrical Engineering or Computer Science 5+ years of digital design experience with complex blocks Ability to transform requirements into specification documents Proven record in high-speed and low-power design]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1504/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>SoC Design Engineer</title>
		<link>https://www.orgadi.co.il/job1501</link>
		<comments>https://www.orgadi.co.il/job1501#comments</comments>
		<pubDate>Mon, 01 May 2023 08:57:38 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>

		<guid isPermaLink="false">https://www.orgadi.co.il/?p=1501</guid>
		<description><![CDATA[B.Sc. in Electronic Engineering from a leading academic institute 5 years of experience in VLSI frontend team Knowledge of programming/scripting languages (Python/Tcl/C) Excellent communication skills]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1501/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Chip Design Engineer</title>
		<link>https://www.orgadi.co.il/job1451</link>
		<comments>https://www.orgadi.co.il/job1451#comments</comments>
		<pubDate>Tue, 22 Sep 2020 09:34:41 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>

		<guid isPermaLink="false">https://www.orgadi.co.il/?p=1451</guid>
		<description><![CDATA[3+ years experience in chip design 3+ years experience and deep knowledge with Verilog &#38; System Verilog Experience in writing SVA assertions Scripting knowledge – Perl, Python, TCL, etc. Experience with synthesis results analysis and timing closure process Understanding advanced verification methods and experience with the coverage closure process Electronics Engineering degree from a leading]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1451/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>VLSI designer</title>
		<link>https://www.orgadi.co.il/job1392</link>
		<comments>https://www.orgadi.co.il/job1392#comments</comments>
		<pubDate>Tue, 11 Dec 2018 09:35:16 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>

		<guid isPermaLink="false">http://www.orgadi.co.il/?p=1392</guid>
		<description><![CDATA[&#8221; BSc / MSc. in Electrical Engineering. &#8220;5 years&#8217; experience in VLSI logic design. &#8221; Understanding the VLSI design flow: micro-architecture, logic design, verification, physical design and post-silicon validation.]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1392/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Quality &amp; Reliability Engineer</title>
		<link>https://www.orgadi.co.il/job1285</link>
		<comments>https://www.orgadi.co.il/job1285#comments</comments>
		<pubDate>Tue, 25 Oct 2016 13:25:42 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>
		<category><![CDATA[FA]]></category>
		<category><![CDATA[IC DESIGN]]></category>

		<guid isPermaLink="false">http://www.orgadi.co.il/?p=1285</guid>
		<description><![CDATA[„ B.Sc. degree in electrical engineering, applied physics, materials science or related fields. „ 3-5 years¡¦ experience in semiconductors. „ Knowledge in semiconductor physics, VLSI IC design, manufacturing, testing and FA, reliability engineering and statistics fundamentals. Experience / Knowledge in Keywords &#8211; an advantage „ Knowledge and experience in PCBA manufacturing is a plus. „]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1285/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>PCIe expert</title>
		<link>https://www.orgadi.co.il/job1278</link>
		<comments>https://www.orgadi.co.il/job1278#comments</comments>
		<pubDate>Tue, 25 Oct 2016 12:49:58 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>
		<category><![CDATA[CHIP DESIGN]]></category>
		<category><![CDATA[PCI-E]]></category>

		<guid isPermaLink="false">http://www.orgadi.co.il/?p=1278</guid>
		<description><![CDATA[„ 5+ years of experience in chip design „ BSc degree in Computer Engineering/BS Computer science/Electrical Engineering „ Experience in PCI-E protocol from leading companies in the semiconductor industry &#8211; a must „ Knowledge in advanced PCIe protocols (gen3, gen4) &#8211; a big advantage „ Very good communication skills]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1278/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>ASIC Design Engineer</title>
		<link>https://www.orgadi.co.il/job1202</link>
		<comments>https://www.orgadi.co.il/job1202#comments</comments>
		<pubDate>Thu, 29 Sep 2016 07:02:39 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>
		<category><![CDATA[ASIC]]></category>
		<category><![CDATA[RTL]]></category>

		<guid isPermaLink="false">http://www.orgadi.co.il/?p=1202</guid>
		<description><![CDATA[תואר ראשון (BSc) בהנדסת חשמל או אלקטרוניקה 2-6 שנות ניסיון כמהנדס פיתוח ניסיון ב ASIC RTL Design על כל שלביו אחריות אישית, יוזמה ועצמאות יכולת מוכחת בהשגת תוצאות מהירות בסביבה דינאמית.]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1202/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>מהנדס/ת Verilog Design מנוסה לרכיביASIC /FPGA</title>
		<link>https://www.orgadi.co.il/job1001</link>
		<comments>https://www.orgadi.co.il/job1001#comments</comments>
		<pubDate>Mon, 25 Jul 2016 06:38:43 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>

		<guid isPermaLink="false">http://www.orgadi.co.il/?p=1001</guid>
		<description><![CDATA[תואר ראשון בהנדסת אלקטרוניקה מהטכניון/אוניברסיטה, בוגר בהצטיינות &#8211; יתרון משמעותי 3-5 שנות ניסיון ב &#8211; Design Verilog עבור רכיבי FPGA/ASIC בתחום התקשורת הכרת פרוטוקולי תקשורת (Ethernet, TCP/IP) ניסיון בתחום Network processors &#8211; יתרון משמעותי הכרות עם מתודולוגיות וריפיקציה Specman/uvm/system verilog &#8211; יתרון משמעותי]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job1001/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Senior VLSI Designer</title>
		<link>https://www.orgadi.co.il/job954</link>
		<comments>https://www.orgadi.co.il/job954#comments</comments>
		<pubDate>Wed, 29 Jun 2016 08:24:20 +0000</pubDate>
		<dc:creator><![CDATA[gadiadmin]]></dc:creator>
				<category><![CDATA[VLSI]]></category>
		<category><![CDATA[חומרה]]></category>

		<guid isPermaLink="false">http://www.orgadi.co.il/?p=954</guid>
		<description><![CDATA[Bachelor&#8217;s degree in Electrical Engineering or Computer Engineering from a leading university. Min 4 years&#8217; experience as VLSI front-end engineer. Experience with Verilog and System Verilog design coding. (VHDL design is a plus) Experience with block level verification and full chip verification. (SV verification is a plus) Experience in gate level debug Experience with legacy]]></description>
		<wfw:commentRss>https://www.orgadi.co.il/job954/feed</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>
