Must have experience in Formal Verification methodologies
Must have excellent knowledge in Verilog
(good scripting skills (Tcl, Python, Perl